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Abstract
Fault-tolerant quantum computation using quantum error-correcting codes requires fault-
tolerant constructions of nontransversal gates. Shor proposed a fault-tolerant construction of a
nontransversal gate, i.e., the Toffoli gate for a family of the Calderbank-Shor-Steane codes which
has even-weight stabilizer generators and odd-weight logical operators. In fact, as shown in this
paper, error propagations in the ancilla preparation of Shor’s construction lead to logical errors.
This work provides a solution to this problem through the insertion of bit flip error correction.
Finally, error rates of a modified construction are evaluated with use of the concatenated Steane
codes, and the same accuracy threshold as transversal gates is obtained in cases where ancillary
systems can be prepared just in time.
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I. INTRODUCTION
To achieve large-scale quantum computation, fault-tolerant quantum computation using
quantum error-correcting codes has been proposed [1–9]. Fault-tolerant implementation of
a quantum algorithm requires the realization of all unitary operations in a universal gate set
for encoded systems, but quantum error-correcting codes have operations in universal gate
sets which cannot be implemented with only bitwise operations on the encoded qubits [10].
These gate operations are called nontransversal, and it is necessary to make fault-tolerant
constructions of them. This problem can be solved using ancilla-assisted operations [11, 12],
and Shor proposed a fault-tolerant construction [11] for a nontransversal gate, i.e., the Toffoli
gate of a family of the Calderbank-Shor-Steane (CSS) codes [13, 14] which has even-weight
stabilizer generators and odd-weight logical operators. In the ancilla preparation of Shor’s
construction, bitwise controlled operations between logical (i.e., encoded) states and parity
states are performed, and use of a sufficient number of the parity states guarantees fault-
tolerance against bit flip errors on the parity states. However, as shown in this paper, local
errors on the logical states propagate through the bitwise controlled operations and lead
to logical errors. This indicates that the ancilla preparation of Shor’s construction is not
sufficient for fault-tolerance.
In this paper, the error propagations through the bitwise controlled operations between
the encoded ancilla systems and auxiliary systems are shown first. Then, a modification of
the ancilla preparation is proposed for fault-tolerance. Finally, error rates are evaluated for
the concatenated Steane codes, which are a member of the family of CSS codes, and the
accuracy threshold is obtained.
II. ERROR PROPAGATIONS IN ANCILLA PREPARATION OF SHOR’S CON-
STRUCTION AND A MODIFICATION FOR FAULT-TOLERANCE
First, we state the conventional definition of fault-tolerance of logical gate constructions.
A gate construction is said to be fault-tolerant if logical errors occur at a rate of O(pt+1) in
the circuit, where p is the rate of a local error on a bare qubit per time step and t is defined
as t = ⌊(d − 1)/2⌋ for the minimum distance d of the quantum code. This means that the
fault-tolerant gate construction does not reduce the performance of the quantum code.
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The goal state of the ancilla preparation is |A¯〉 = |0¯0¯0¯〉 + |0¯1¯0¯〉 + |1¯0¯0¯〉 + |1¯1¯1¯〉. The
overbars mean that the states are logical. The circuit for the ancilla preparation of Shor’s
construction is shown in Fig. 1. Each of the upper three horizontal lines represents one logical
qubit from an encoded block, but not the encoded block itself. The input state |+¯+¯+¯〉|cat〉
is easily prepared, where |+¯〉 = |0¯〉+ |1¯〉 and |cat〉 = |00 . . . 0〉+ |11 . . . 1〉. In this paper, the
systems prepared as |+¯〉 and |cat〉 are respectively referred to as “Toffoli ancilla system” and
“auxiliary system.” In particular, the Toffoli ancilla systems are referred to as the first, the
second, and the third from the top downward. The circuit consists of the sequence of unitary
gates (enclosed by the dashed line) and the following logical NOT operation controlled by
a parity of the auxiliary system (enclosed by the dotted line). Each of the operations,
including the Toffoli gate, is performed bitwisely. The sequence of unitary gates is actually
repeated O(d) times with different auxiliary systems, and the logical NOT operation on
the third Toffoli ancilla system is performed only when a majority vote of the parities is
odd. This is done in order to guarantee fault-tolerance against errors occurring on the
auxiliary systems. The sequence of bitwise Hadamard, CNOT, and Toffoli gates transforms
|A¯〉|cat〉 into |A¯〉|even〉 and |B¯〉|cat〉 into |B¯〉|odd〉, where |B¯〉 = X¯T3|A¯〉 (X¯T3 is the logical
NOT operation on the third Toffoli ancilla system), and |even〉 and |odd〉 are respectively
the superposition of codewords including even and odd 1’s with the equivalent coefficients.
The product state |+¯+¯+¯〉 equals |A¯〉 + |B¯〉. Therefore, after the parity measurements, if
a majority vote of the parities is even, the resultant logical state is |A¯〉. Otherwise, if a
majority vote of the parities is odd, the logical NOT operation on the third Toffoli ancilla
system prepares |A¯〉.
The CNOT and Toffoli gates propagate the bit flip error(s) on the control(s) and the
phase flip error on the target. Specifically, through the CNOT gate, the bit flip error on the
control and the phase flip error on the target create the same error on the other qubit. On the
other hand, through the Toffoli gate, the phase flip error on the target creates the controlled
Z error between the controls, and the bit flip error on a control creates the CNOT error
between the other control and the target. In the ancilla preparation of Shor’s construction,
the targets of the bitwise controlled operations are the auxiliary systems of the parity state
|even〉. Since parity states are robust against phase flip errors, the propagations of phase flip
errors from the auxiliary systems damages the Toffoli ancilla systems bitwisely, and hence
the circuit is tolerant of phase flip errors. In contrast, the circuit is intolerant of bit flip
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HFIG. 1. The ancilla preparation of Shor’s construction for the logical Toffoli gate. In Shor’s
original work [11], the equivalent construction is represented with use of the controlled Z and the
controlled-controlled Z operations but not the CNOT and the Toffoli gates.
errors on the Toffoli ancilla systems, because the bit flip errors on the Toffoli ancilla systems
propagate to different auxiliary systems in sequence. The use of multiple auxiliary systems
does not make the circuit tolerant of these forms of error propagations.
Let us analyze the bit flip error propagations through the bitwise controlled operations.
We first examine a bit flip error on the third Toffoli ancilla system. This bit flip error
propagates through the bitwise CNOT gate. In the ancilla preparation of Shor’s con-
struction, if the third Toffoli ancilla system includes the bit flip error on the ith qubit,
then the state after the sequence of unitary gates is XT3,i(|A¯〉|odd〉 + |B¯〉|even〉), where
XTj,i is the bit flip error on the ith qubit of the jth Toffoli ancilla system. An occur-
rence of the bit flip error before the (t + 1)th bitwise CNOT gate gives the output state
XT3,i(|A¯〉|even〉
⊗k|odd〉⊗t+1 + |B¯〉|odd〉⊗k|even〉⊗t+1), where 0 ≤ k ≤ t, corresponding to its
occurrence between kth and (k+1)th bitwise CNOT gates. We can see that majority votes of
the parities of these states lead to the incorrect decision of the corresponding Toffoli ancilla
state, and as a result, the logical bit flip error occurs on the third Toffoli ancilla system.
Next, we examine bit flip error occurrences on the first and second Toffoli ancilla systems.
These bit flip errors propagate through the bitwise Toffoli gate. We can analyze these error
propagations, without loss of generality, under the assumption that the bit flip error occurs
on the ith qubit of the first Toffoli ancilla system. For this bit flip error, after the error
propagation, the CNOT error occurs between the ith qubit of the second Toffoli ancilla
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system and the ith qubit of the auxiliary system. This erroneous state is
XT1,i ·
CXT2,i,Ai(|A¯〉|even〉+ |B¯〉|odd〉)
= XT1,i [(P0,T2,i |A¯〉+ P1,T2,i|B¯〉)|even〉
+ (P1,T2,i |A¯〉+ P0,T2,i|B¯〉)|odd〉], (1)
where CXT2,i,Ai is the CNOT operation whose control and target are respectively the ith
qubit of the second Toffoli ancilla system and the ith qubit of the auxiliary system, and
P0,T2,i and P1,T2,i are respectively the projector to |0〉 and |1〉 on the ith qubit of the second
Toffoli ancilla system. The bit flip error XT1,i propagates through every bitwise Toffoli gate
after its occurrence. The erroneous state corresponding to an occurrence of the bit flip error
XT1,i before the (t+ 1)th bitwise Toffoli gate is as follows:
XT1,i(P0,T2,i|A¯〉|even〉
⊗k+t+1
+ P0,T2,i|B¯〉|odd〉
⊗k+t+1
+ P1,T2,i|A¯〉|even〉
⊗k|odd〉⊗t+1
+ P1,T2,i|B¯〉|odd〉
⊗k|even〉⊗t+1), (2)
where 0 ≤ k ≤ t, corresponding to its occurrence between kth and (k + 1)th bitwise Toffoli
gates. When k is nonzero, the parities of the third and fourth terms have us make the incor-
rect decision in distinguishing |A¯〉 from |B¯〉. This incorrect decision occurs with probability
0.5 for State (2), leading to the logical bit flip error on the third Toffoli ancilla system. When
k is zero, after the parity measurement, we obtain a state XT1,i [Pj,T2,i|A¯〉+P¬j,T2,i|B¯〉], where
j is 0 or 1, depending on the parities. With use of the equalities P0 = 1+Z and P1 = 1−Z,
this state can also be represented as XT1,i [(1 + X¯T3) + (−1)
jZT2,i(1 − X¯T3)]|A¯〉. This repre-
sentation shows that this state includes the logical bit flip error on the third Toffoli ancilla
system. Furthermore, we obtain only unsuitable states through syndrome measurement for
phase flip errors. Because of these error propagations through the bitwise CNOT and Toffoli
gates, Shor’s construction cannot be considered fault-tolerant.
Now, as shown in Fig. 2, a modification of the ancilla preparation is proposed for fault-
tolerance. BFEC represents error correction for bit flip errors, and it stops bit flip errors from
propagating through controlled operations of the following cycles. BFEC operations after
the last cycle are not necessary for fault-tolerance, and an operation of error correction for
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FIG. 2. A fault-tolerant ancilla preparation for the logical Toffoli gate.
phase flip errors in the ancilla preparation is optional. With use of the equalities P0 = 1+Z
and P1 = 1− Z, State (1) is rewritten as
XT1,i [(|A¯〉+ |B¯〉)(|even〉+ |odd〉)
+ ZT2,i(|A¯〉 − |B¯〉)(|even〉 − |odd〉)]. (3)
If we operate syndrome measurement for phase flip errors with this state, then we obtain
either of |A¯〉+ |B¯〉 or ZT2,i(|A¯〉−|B¯〉), depending on the syndrome. A sequence of the bitwise
operations transforms (|A¯〉 − |B¯〉)|cat〉 into |A¯〉|even〉 − |B¯〉|odd〉, and we can obtain |A¯〉 by
operations according to a result of parity measurement. Therefore, the state |A¯〉 − |B¯〉 is
also suitable for an input state of the ancilla preparation, and we can insert error correction
for phase flip errors in the ancilla preparation.
Some might think that the error propagations are not a problem, because error correction
after every gate and storage prevents the sequential error propagations. However, frequent
operations of error correction are not necessarily optimal, and can lead to a worse error
rate [4]. Therefore, the requirement of prevention of the sequential error propagations, e.g.,
through error correction, is an important restriction.
III. AN EVALUATION OF ERROR RATES
We evaluate error rates and accuracy thresholds for a modified logical Toffoli gate, using
the concatenated Steane codes. Our circuit for the logical Toffoli gate of the Steane code
is shown in Fig. 3. EC represents error correction for both bit and phase flip errors. The
cat states for the ancilla preparation are generated as shown in Fig. 4. The circuit enclosed
by the dotted line creates a cat state of four qubits, which is used for error correction. The
circuit enclosed by the dashed line, or the whole circuit provides a cat state of seven qubits,
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FIG. 3. A fault-tolerant logical Toffoli gate of the Steane code.
which is used as an auxiliary system in the ancilla preparation. We use the outputs only
when each measurement result is zero. In this analysis, we basically follow Gottesman’s
method [4]. In particular, we use the following equation for error correction:
p(j+1) = 21[p(j)2 + 4p(j)p
(j)
EC + 8p
(j)2
EC ], (4)
where j means a level of concatenation, and p(j) and p
(j)
EC correspond to errors occurring
before and in syndrome measurement, respectively. In cases where we can prepare ancillary
systems just in time, p
(j)
EC = 9p
(j)
s + 12p
(j)
g , where p
(j)
s and p
(j)
g are rates of storage and gate
errors for the jth level of concatenation, respectively. Furthermore, assuming the same rate
for the gate and storage errors occurring on a bare qubit, i.e., p
(0)
g = p
(0)
s , we obtain
p(j)g = p
(j)
s = pthǫ
2j , (5)
where pth ≈ 1.3× 10
−5 and ǫ = p
(0)
g /pth = p
(0)
s /pth.
To obtain recurrence relations for error rates of adjacent levels of concatenation, we
evaluate logical error rates with use of error rates for bare qubits. Logical errors come from
errors accumulated on Toffoli ancilla systems, incorrect decisions in the majority vote of
parities, and incorrect results of the measurement of data systems. Contributions of the
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HFIG. 4. Circuits for preparation of cat states consisting of four qubits (enclosed by the dotted
line) and seven qubits (enclosed by the dashed line).
accumulated errors to logical errors are
21[A2i + 4AipEC + 8p
2
EC]
+21[B2i + 4BipEC + 8p
2
EC]
+21[C2i + 4CipEC + 8p
2
EC]
+21[D2i + 4DipEC + 8p
2
EC], (6)
where Ai, Bi, Ci, and Di are rates of bit or phase flip errors accumulated on each qubit of the
ith Toffoli ancilla system, respectively corresponding to the period between the preparation
of |0¯0¯0¯〉|cat〉 and the first EC operations, between the first and the second EC operations,
between the second and the third EC operations, and between the third and the last EC
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operations. We can evaluate Ai, Bi, Ci and Di as follows:
A1,bit = ps + pg + pT1,bit, (7)
A2,bit = ps + pg + pT2,bit, (8)
A3,bit = tTps + 2pg, (9)
B1,bit = C1,bit = 2ps + pT1,bit, (10)
B2,bit = C2,bit = 2ps + pT2,bit, (11)
B3,bit = C3,bit = (tT + 1)ps + pg, (12)
D1,bit = D2,bit = (tm + 2)ps + 2.5pg, (13)
D3,bit = (2tm + 3.5)ps + 4.75pg, (14)
A1,ph = 2ps + 4pg + pT1,ph + pcat,bit, (15)
A2,ph = 2ps + 4pg + pT2,ph + pcat,bit, (16)
A3,ph = tTps + 3pg + pcat,bit, (17)
B1,ph = C1,ph = 4ps + 2pg + pT1,ph + pcat,bit, (18)
B2,ph = C2,ph = 4ps + 2pg + pT2,ph + pcat,bit, (19)
B3,ph = C3,ph = (tT + 1)ps + 2pg + pcat,bit, (20)
D1,ph = (2tm + 3.75)ps + 4pg, (21)
D2,ph = (2tm + 3.75)ps + 4.25pg, (22)
D3,ph = (tm + 1.5)ps + 3pg, (23)
where tT and tm are operation times of the Toffoli gate and the measurement, and pT i,bit
and pT i,ph are respectively the bit and phase flip error rates of the Toffoli gate corresponding
to either of two controls (i = 1, 2) or the target (i = 3). The error rate pcat,bit corresponds
to the bit flip error on each qubit of auxiliary systems of seven-qubit cat states.
Next, we go on to a rate of the incorrect decisions in the majority vote of parities. The
rate of the parity error for the first auxiliary system is pcat,ph + 7(2ps + 5pg + pT3 + pm),
where pcat,ph is the total error rate for phase flip errors on the prepared seven-qubit cat
state, but not the error rate for each qubit of the system, and pm is the error rate of the
measurement. Each rate of the parity error for the second and third auxiliary systems is
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pcat,ph + 7(5ps + 2pg + pT3 + pm). Therefore, the error rate of the parity majority vote is
2[pcat,ph + 7(2ps + 5pg + pT3 + pm)]
× [pcat,ph + 7(5ps + 2pg + pT3 + pm)]
+[pcat,ph + 7(5ps + 2pg + pT3 + pm)]
2. (24)
This error rate is added only to the logical bit flip error rate of the third Toffoli ancilla
system.
Finally, we view error rates of the measurement of data systems. The error of the mea-
surement of the first data system leads to the first and third logical bit flip errors and the
second logical phase flip error; the error of the measurement of the second data system leads
to the second and third logical bit flip errors and the first logical phase flip error. These error
rates are 21[ps+pg+pm]
2. The error of the measurement of the third data system leads to the
first, second, and third logical phase flip errors, and its error rate is 21[0.5ps + 2.5pg + pm]
2.
Adding the above rates of the accumulated errors, the error of the majority vote, and
the errors of the measurement of data systems, we obtain representations of the logical
error rates with the error rates for bare qubits. Using these representations, we obtain
the recurrence relations for error rates of adjacent levels of concatenation. To calculate
the error rates of each level, we evaluate the following time step and error rates: tT = 6,
pcat,bit = 5ps + pg, and pcat,ph = 26ps + 20pg. Assumptions for the time step and error rate
of the measurement are also made as follows: tm = 1 and pm = pg. We also calculate error
rates for the three operands of the Toffoli gate of the zeroth level of concatenation on the
basis of a decomposition [15] into two-qubit operations (See Fig. 5). This decomposition
gives the following error rates:
p
(0)
T1,bit = 2p
(0)
s + 3p
(0)
g , (25)
p
(0)
T2,bit = 2p
(0)
s + 5p
(0)
g , (26)
p
(0)
T3,bit = 6p
(0)
s + 9p
(0)
g , (27)
p
(0)
T1,ph = 4p
(0)
s + 10p
(0)
g , (28)
p
(0)
T2,ph = 3p
(0)
s + 7p
(0)
g , (29)
p
(0)
T3,ph = 3p
(0)
s + 5p
(0)
g . (30)
The error rates of the Toffoli gate for each level are shown in Table I with the omission of
multiplication by 10−5ǫ2
j
. The error rates of the Toffoli gates are monotonically decreasing in
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FIG. 5. A decomposition of the Toffoli gate into two-qubit operations. V = e−i
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TABLE I. The error rates of the Toffoli gates of the concatenated Steane codes with the omission
of multiplication by 10−5ǫ2
j
. We can obtain each error rate by multiplying the value in the table
and 10−5ǫ2
j
.
j p
(j)
T1,bit p
(j)
T2,bit p
(j)
T3,bit p
(j)
T1,ph p
(j)
T2,ph p
(j)
T3,ph
0 6.5 9.1 20 18 13 10
1 5.9 6.1 8.3 8.4 7.8 6.8
2 5.8 5.8 7.2 7.4 7.3 6.8
3 5.8 5.8 7.1 7.3 7.3 6.8
4 5.8 5.8 7.1 7.2 7.3 6.8
5 5.8 5.8 7.1 7.2 7.3 6.8
levels of concatenation, and are 4.5 to 5.6 times of the error rate of transversal operations for
sufficiently large levels of concatenation. On the basis of the monotonic decreases of the error
rates, we can conclude that an accuracy threshold of the Toffoli gates of the concatenated
Steane codes is same as transversal operations.
IV. CONCLUSION
In this paper, it has been shown that logical errors are generated through error prop-
agations in the ancilla preparation of Shor’s construction for the logical Toffoli gate of a
family of the CSS codes which has even-weight stabilizer generators and odd-weight logical
operators. To solve this problem, a modification of the inserts of bit flip error correction
has been proposed. The requirement of prevention of the sequential error propagations is an
important restriction on optimization of frequency of error correction. Finally, error rates
of a modified logical Toffoli gate have been evaluated with use of the concatenated Steane
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codes, and the same accuracy threshold as transversal gates has been obtained. Previous
proposals of fault-tolerant computation with use of Shor’s construction of the logical Tof-
foli gate should be revisited. This work would be helpful for reevaluations of the previous
proposals and for future works.
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